Isotopic purification of group IV elements leads to substantial increase in thermal conductivity due to reduced scattering of the phonons. Based on this concept, a simulation study is used to demonstrate the reduction of at least 25 o C in LDMOS average temperature.
Development of optimal LDMOS devices is a complex process, where several device design parameters need to be taken into account, and simultaneous optimization is needed towards maximum breakdown at minimal R on , minimum area, high reliability performance, and ideal output characteristics. The 2005 International Technology Roadmap for Semiconductors (ITRS) states that the use of TCAD will provide as much as a 40% reduction in technology development costs. In today's competitive environment, time to market for new products is of paramount importance. Therefore, a methodology/ strategy is required that reduces the development cycle time. Technology CAD (TCAD) has become one of the key approaches to predict device performance and to optimize process conditions for CMOS development, as it is essential to debug process technologies before manufacturing release. Utilizing TCAD and Design for Manufacturability (DFM) techniques, it is possible to reduce the total cycle time needed in the development of a technology.
Self-heating effect (SHE) in LDMOS results in degradation in performance and reliability. Various techniques are being proposed to reduce the self-heating in MOSFETs.
In this paper, we show via simulation that the use of 28 Si isotopes in LDMOS that would reduce the temperature rises in the device due to the reduction in phonon scattering.
Using TCAD tools, we have studied the thermal mapping in LDMOS devices fabricated virtually with both the natural Si and isotopically purified silicon ( 28 Si) substrates. It is shown that the higher thermal conductivity of 28 Si is useful for the reduction in temperature rise and self-heating. Heat generation and conduction equations are discussed in detail for the study of self-heating-effect in LDMOS.
Device Description
Sentaurus Sprocess/Sdevice simulators [manual1-2] were used for process development and extracting the simulated electrical parameters. The process flow was developed using Sprocess, and the structure file was used as input into the device simulator Sdevice. The initial process specifications (main process steps) are shown below. The process flow in this work represents a generic LDMOS technology. The major process steps are:
1. Substrate layer implant and epilayer growth.
2. Well implants.
3. Well drive-in.
4. LOCOS oxide growth.
5. Post-LOCOS cleanup.
6. Gate oxide growth.
7. Polysilicon gate deposition and reoxidation.
8. Source-drain implants.
9. Source-drain annealing.
10. Body contact implants.
11. Body contact annealing.
12. Metallization.
The simulations were based on models used for the smart power process from which the flow under investigation was derived, therefore, providing some confidence in the usefulness of the models and hence, TCAD tools used. In process simulations a fixed meshing strategy as well as an adaptive meshing strategy was employed. The Sentaurus
Device performs device simulations to extract key electrical parameters in order to facilitate customized calibration and optimization. The process model was calibrated by including as much process information in the model as possible.
The process flow was simulated with Sentaurus Process using the equilibrium diffusion model. The two-phase segregation model is activated during LOCOS growth and segregation was neglected. The advantage is that the number of simulation runs to explore the complete parameter space and the resulting device electrical properties can be used to help optimize the process control settings and the analysis of the impact of process parameter sensitivity on device response provides a greater insight into, for example, which process parameter would require monitoring in-line. 
Heat generation modeling
This work based on the Poisson's equation and electron and hole continuity equations.
The Poisson's equation is:
Where ε is the electrical permittivity, q is the elementary electronic charge; n and p are the electron and hole densities, N D + is the concentration of ionized donors, A N  is the concentration of ionized acceptors, and ρ trap is the charge density contributed by traps and fixed charges. The electron and hole continuity equations are,
where n J and p J are particle current densities of electrons and holes; G and R are generation and recombination rates respectively. The heat flow equation under isothermal process is give by,
where, c is the heat capacity, K is the thermal conductivity, and H is the heat generation rate. So Gaur and Navon [GAUR7650] introduced a simplified model for heat generation per unit volume and is,
where, J is the electric current density and E is the electric field.
A relation between the lateral electric field (E) and the current density in the drift region is given by [KIM911641] ,
where, E c is saturation electric field and is directly involved in the heat generation process. If temperature (T) gradient is exist in the device then eqns. 4 and 5 can be replaced as,
The coefficients α n , and α p are the thermoelectric powers associated with the electron and hole system, respectively. Now considering the lattice heat capacity (C L ), heat capacity of the electron gas (C n ), and heat capacity of hole gas (C P ) and also considering the thermal conductivity of semiconductor lattice (K L ), conductivity of electron gas (K n ), and conductivity of hole gas (K p ) we derive following heat conduction equation:
Where C tot = C L + C n + C p is the total heat capacity, K tot =K L + K n + K p is the total thermal conductivity. Using the eqn. 6 we obtained heat flux equation as,
The final H(x) expression is fundamental to solving the heat conduction equation. Eqn. 10 shows that H(x) depends on the external applied voltages. To activate above equation (eqn.10), thermal model is specified in the physics section of the command file and appropriate parameters are defined in the fields of the parameter file.
Results and Discussion
After the process simulation, Sentaurus Device is used to simulate drain current curves as a function of the drain voltage (I d -V ds ) for different values of the gate bias. I-V simulation is performed using a two-carrier drift-diffusion transport model. Lattice selfheating effects are included by solving the lattice temperature equation. Appropriate thermal conductivity for silicon defined in the fields of the parameter file. Fig. 2a and 2b shows the simulated temperature profile for different isotopically used silicon substrate of LDMOS devices with uniformly doped drift region. Since, drift region is uniformly doped; heat is generated uniformly inside the drift region. A hotspot is clearly seen near the LOCOS edge. This spot indicates the highest temperature region. The temperature distribution is nearly constant at the bottom of the substrate. Thermal conductivity of a solid is limited by phonon scattering and determined by crystal structure, temperature defects, purity, geometry etc. For high quality samples (where most imperfections have been removed), thermal conductivity due to scattering of phonon by boundary, scattering by impurities and lattice imperfection. Natural silicon is used in Si-CMOS technology.
The defect concentration in natural Si, containing 92% 
Where T is the rise of temperature, L is the distance between drift region where hot spot is located and bottom surface of the device, T 0 is the maximum temperature at the hot spot, a is the constants. Both type devices follow the same type temperature rise equation.
But the temperature rise inside the device is different due to use of silicon substrate with different isotope. where it induces the appearance of a negative resistance in the saturation region.
Information on temperature increase is important to understanding the failure mechanisms in the device. As the temperature rise increases the drain current due decreases it due to the effective mobility degradation at a high-current region [Canepari] .
It shows that the self heating effect is less for 28 Si than natural Si in LDMOS devices. The self heating effect degrades the device performance and cause reliability problems in the gate and source metallization. So, the higher thermal conductivity of 28 Si is useful for the reduction in self-heating and enhance device performances.
Conclusions
Thermal modeling for self-heating in LDMOS using TCAD tools has been performed. It is shown via simulation, for the first time, the feasibility of device temperature reduction by using 28 Si substrates. The part of the drift region near the source is found to be much hotter than the other region of the device. This hotter region may lead to performance degradation and reliability problems and should receive attention in device design. 
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